
PIC18F45J10 FAMILY
DS39682E-page 4
2009 Microchip Technology Inc.
Pin Diagrams (Continued)
10
11
2
3
6
1
18
19 20
21 22
12 13 14 15
38
8
7
44
43 42 41
40 39
16 17
29
30
31
32
33
23
24
25
26
27
28
36
34
35
9
PIC18F44J10
37
RA3
/AN3
/V
RE
F
+
RA2
/A
N
2
/V
RE
F
-/C
V
RE
F-
RA1
/AN1
RA0
/AN0
MC
L
R
B
7/K
B
I3/
P
G
D
R
B
6/K
B
I2/
P
G
C
RB
5
/K
B
I1
/T
0CK
I/C1
O
UT
RB
4
/KBI
0/
AN1
1
RC6
/T
X/CK
RC5
/SDO1
RC4
/SDI1
/SDA1
RD3
/PSP3
/SS2
RD2
/PSP2
/S
DO
2
RD1
/PSP1
/S
DI
2
/SDA2
RD0
/PSP0
/S
CK2
/SCL
2
RC3
/SCK1
/S
C
L
1
RC2
/CCP1
/P1
A
RC1
/T
1O
S
I/CCP2
*
NC
RC0/T1OSO/T1CKI
OSC2/CLKO
OSC1/CLKI
VSS
VDD
RE2/CS/AN7
RE1/WR/AN6
RE0/RD/AN5
RA5/AN4/SS1/C2OUT
VDDCORE/VCAP
RC7/RX/DT
RD4/PSP4
RD5/PSP5/P1B
RD6/PSP6/P1C
VSS
VDD
RB0/INT0/FLT0/AN12
RB1/INT1/AN10
RB2/INT2/AN8
RB3/AN9/CCP2*
44-Pin TQFP
RD7/PSP7/P1D
5
4
NC
PIC18F45J10
* Pin feature is dependent on device configuration.
= Pins are up to 5.5V tolerant